Freescale Semiconductor /MKL28T7_CORE1 /XRDC /PDAC_W1_231

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PDAC_W1_231

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0D8ACP0D9ACP0D10ACP 0D11ACP 0D12ACP 0D13ACP 0D14ACP 0D15ACP 0 (00)LK20 (0)VLD

LK2=00, VLD=0

Description

Peripheral Domain Access Control W1

Fields

D8ACP

Domain 8 access control policy. See description for D7ACP .

D9ACP

Domain 9 access control policy. See description for D7ACP .

D10ACP

Domain 10 access control policy. See description for D7ACP .

D11ACP

Domain 11 access control policy. See description for D7ACP .

D12ACP

Domain 12 access control policy. See description for D7ACP .

D13ACP

Domain 13 access control policy. See description for D7ACP .

D14ACP

Domain 14 access control policy. See description for D7ACP .

D15ACP

Domain 15 access control policy. See description for D7ACP .

LK2

Lock

0 (00): Entire PDACn can be written.

1 (01): Entire PDACn can be written.

2 (10): Domain “x” can only update the DxACP field; no other PDACn fields can be written.

3 (11): PDACn is locked (read-only) until the next reset.

VLD

Valid

0 (0): The PDACn assignment is invalid.

1 (1): The PDACn assignment is valid.

Links

() ()